Search Results -

Terms	Documents
L1 same ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	61

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L3				Refine Search
<u></u>			亙	
	Recall Text	Clear		filnterrupt

Search History

DATE: Wednesday, November 03, 2004 Printable Copy Create Case

Set Nam		Hit Count	<u>Set Name</u>
side by sid	e		result set
DB=P	GPB, USPT, USOC; PLUR = YES; OP = OR		
<u>L3</u>	L1 same ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	61	<u>L3</u>
<u>L2</u>	L1 and ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	116	<u>L2</u>
<u>L1</u>	monitor\$3 near10 (process\$3 near3 activity)	1227	<u>L1</u>

Search Results -


Terms	Documents
L3	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

Database:



Search History

DATE: Wednesday, November 03, 2004 Printable Copy Create Case

Set Nameside by side		Hit Count S	Set Name result set
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u>	L3	0	<u>L4</u>
DB=P	GPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L3</u>	L1 same ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	61	<u>L3</u>
<u>L2</u>	L1 and ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	116	<u>L2</u>
<u>L1</u>	monitor\$3 near10 (process\$3 near3 activity)	1227	<u>L1</u>

Search Results -

Terms	Documents
(361/323 361/683 307/60 340/636 713/320 713/321 713/322 713/323 713/501 713/600 713/300).ccls.	7098

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

Database:

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L5

Refine Search

Recall Text
Clear

Interrupt

Search History

DATE: Wednesday, November 03, 2004 Printable Copy Create Case

Set Name Coside by side	<u>Query</u>	Hit Count S	Set Name result set
DB=PGP	PB,USPT,USOC; PLUR=YES; OP=OR		
<u>L5</u> 7	/13/320-323,501,600,300;361/323,683;340/636;307/60.ccls.	7098	<u>L5</u>
DB=EPA	B,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u> L	.3	0	<u>L4</u>
DB=PGP	PB, USPT, USOC; PLUR=YES; OP=OR		
<u>L3</u> L	1 same ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	61	<u>L3</u>
<u>L2</u> L	1 and ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	116	<u>L2</u>
<u>L1</u> n	nonitor\$3 near10 (process\$3 near3 activity)	1227	<u>L1</u>

Search Results -

Terms	Documents
L3 and L5	9

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database

Database:

JPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins


Search:


L6			Refine Search
	Recall Text		Interrupt

Search History

DATE: Wednesday, November 03, 2004 Printable Copy Create Case

Set Name side by side		Hit Count S	Set Name result set
DB=Pc	GPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L6</u>	13 and L5	9	<u>L6</u>
<u>L5</u>	713/320-323,501,600,300;361/323,683;340/636;307/60.ccls.	7098	<u>L5</u>
DB=EB	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u>	L3	0	<u>L4</u>
DB=Pc	GPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L3</u>	L1 same ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	61	<u>L3</u>
<u>L2</u>	L1 and ((increas\$3 or decreas\$3) same (process\$3 near3 activity))	116	<u>L2</u>
L1	monitor\$3 near10 (process\$3 near3 activity)	1227	L1





IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Publications/Services Standards Conferences Welcome **United States Patent and Trademark Office** RELEASE 1.8 » Se \mathbf{Z} FAQ Terms IEEE Peer Review Quick Links Welcome to IEEE Xplore Your search matched 3 of 1088345 documents. O- Home A maximum of 500 results are displayed, 15 to a page, sorted by Relevance What Can Descending order. I Access? - Log-out **Refine This Search:** You may refine your search by editing the current search expression or entering **Tables of Contents** new one in the text box. ()- Journals Search monitor* and processor and activity and (increas* or & Magazines ☐ Check to search within this result set O- Conference **Proceedings Results Key:** ()- Standards JNL = Journal or Magazine CNF = Conference STD = Standard Search ()- By Author 1 Improving the data cache performance of multiprocessor operating O- Basic systems O- Advanced Chun Xia; Torrellas, J.; High-Performance Computer Architecture, 1996. Proceedings. Second Interna-CrossRef Symposium on , 3-7 Feb. 1996 Pages:85 - 94 **Member Services** O- Join IEEE [Abstract] [PDF Full-Text (1084 KB)] **IEEE CNF**)- Establish IEEE Web Account 2 Hardware evaluation of low power communication mechanisms for ()- Access the transport-triggered architectures **IEEE Member** Pionteck, T.; Garcia, A.; Kabulepa, L.D.; Glesner, M.; Digital Library Rapid Systems Prototyping, 2003. Proceedings. 14th IEEE International Works on , 9-11 June 2003 IEEE Enterprise Pages:141 - 147 ()- Access the **IEEE Enterprise** [Abstract] [PDF Full-Text (303 KB)] **IEEE CNF File Cabinet** 3 Design verification of a super-scalar RISC processor Print Format Turumella, B.; Kabakibo, A.; Bogadi, M.; Menon, K.; Thusoo, S.; Nguyen, L.; Saxena, N.; Chow, M.; Fault-Tolerant Computing, 1995. FTCS-25. Digest of Papers., Twenty-Fifth International Symposium on , 27-30 June 1995 Pages: 472 - 477

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

[PDF Full-Text (468 KB)]

[Abstract]

е

IEEE CNF

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Request Permissions

RIGHTSLINK()



Publications/Services Standards Conferences Careers/Jobs Welcome **United States Patent and Trademark Office** FAQ Terms IEEE Peer Review **Quick Links** $\overline{\mathbf{z}}$ Welcome to IEEE Xplores Search Results [PDF FULL-TEXT 303 KB] PREV NEXT DOWNLOAD CITATION



O- Home

- What Can | Access?

)- Log-out

Tables of Contents

Journals & Magazines

Conference **Proceedings**

()- Standards

Search

()- By Author

O- Basic

O- Advanced CrossRef

Member Services

O- Join IEEE

- Establish IEEE **Web Account**

()- Access the **IEEE Member Digital Library**

IEEE Enterprise

C - Access the **IEEE Enterprise File Cabinet**

Print Format

Hardware evaluation of low power communication mechanisms for transport-triggered architectures

Pionteck, T. Garcia, A. Kabulepa, L.D. Glesner, M. Inst. of Microelectron. Syst., Darmstadt Univ. of Technol., Germany This paper appears in: Rapid Systems Prototyping, 2003. Proceedings. 1 International Workshop on

Publication Date: 9-11 June 2003

On page(s): 141 - 147 ISSN: 1074-6005

Number of Pages: xii+242

Inspec Accession Number: 7816888

Abstract:

The requirement for flexibility in IP-based designs increases the attractivene transport-triggered architectures as a suitable alternative to classic operation **processors.** Since the performance of these architectures strongly depends c communication mechanism, the optimization of the bus structure represents a design concern. In this work, a rapid prototyping methodology is employed in compare the power consumption and hardware requirements of several comp communication alternatives. Therefore, a generic test **processor** has been pr onto an FPGA. By monitoring the switching activity and bus statistics under operation conditions, a fast and accurate evaluation of different bus coding sc been achieved.

Index Terms:

computer architecture field programmable gate arrays performance evaluation system FPGA IP-based design architecture performance bus coding bus statistics bus str optimization field programmable gate array flexibility requirement generic test proces prototype hardware evaluation hardware requirement low power communication mec operation-triggered processor power consumption processor design rapid prototyp methodology switching activity monitoring transport-triggered architecture

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

be

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 1 through 9 of 9 returned.

☐ 1. Document ID: US 20030229816 A1

Using default format because multiple data bases are involved.

L6: Entry 1 of 9

File: PGPB

Dec 11, 2003

PGPUB-DOCUMENT-NUMBER: 20030229816

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030229816 A1

TITLE: Clock control arrangement for a computing system, power management system

and processing unit including the same

PUBLICATION-DATE: December 11, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Meynard, Olivier

Vizille

FR

US-CL-CURRENT: <u>713/600</u>

raw. D

☐ 2. Document ID: US 20030126478 A1

L6: Entry 2 of 9

File: PGPB

Jul 3, 2003

PGPUB-DOCUMENT-NUMBER: 20030126478

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030126478 A1


TITLE: Multiple mode power throttle mechanism

PUBLICATION-DATE: July 3, 2003

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47 Burns, James S. CA Los Altos US Rusu, Stefan Sunnyvale CA US Ayers, David J. Fremont CA US Grochowski, Edward T. San Jose CA US Eng, Marsha Sunnyvale CA US Tiwari, Vivek San Jose CA US

 US-CL-CURRENT: 713/300



☐ 3. Document ID: US 20020007463 A1

L6: Entry 3 of 9

File: PGPB

Jan 17, 2002

PGPUB-DOCUMENT-NUMBER: 20020007463

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020007463 A1

TITLE: Power on demand and workload management system and method

PUBLICATION-DATE: January 17, 2002

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY RULE-47

Fung, Henry T.

San Jose

CA

US

US-CL-CURRENT: <u>713/320</u>

Full 1	Title Cita	ition	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw. D
	l. Doc	ume	nt ID:	US 66	36976 B1							
L6:	Entry 4	a of	9		Fi	le:	JSPT			Oct 21	, 20	03

US-PAT-NO: 6636976

DOCUMENT-IDENTIFIER: US 6636976 B1

TITLE: Mechanism to control di/dt for a microprocessor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attacliments	Clain	ns }	OMC	Draw, De
	5. I	Oocume	nt ID:	US 592	26053 A								
L6:	Entr	y 5 of	9		Fi	le: ા	JSPT			Jul	20,	199	9

US-PAT-NO: 5926053

DOCUMENT-IDENTIFIER: US 5926053 A

TITLE: Selectable clock generation mode

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	4ttachments	Claims	KWIC	Draw, De

☐ 6. Document ID: US 5815693 A

L6: Entry 6 of 9

File: USPT

Sep 29, 1998


h bgeeef ehf ef b e b е Record List Display Page 3 of 4

US-PAT-NO: 5815693

DOCUMENT-IDENTIFIER: US 5815693 A

TITLE: Processor having a frequency modulated core clock based on the criticality


of program activity



US-PAT-NO: 5815692

DOCUMENT-IDENTIFIER: US 5815692 A


TITLE: Distributed clock generator



US-PAT-NO: 5740410

DOCUMENT-IDENTIFIER: US 5740410 A

TITLE: Static clock generator



US-PAT-NO: 4670837

DOCUMENT-IDENTIFIER: US 4670837 A

** See image for Certificate of Correction **

TITLE: Electrical system having variable-frequency clock

